Abstract: Top-level, transient, transistor-based simulations are a critical step in the productdevelopment cycle of mixed-signal integrated circuits. These simulations are normally performed just before fabrication and unfortunately impose cumbersome bottlenecks in the design flow. Verification is an iterative process by nature, whereby each problem found requires another simulation to ensure a proper fix is in place, and because of the complexity of a large system, minor errors can cost days, increasing design time and time-to-market. A top-level transistor-based simulation strategy is proposed with minimal time overhead. The strategy is to start with a quick, all macro-model system simulation and gradually substitute one transistor-level sub-block at a time for each additional run. For optimal results, less computationally intensive blocks, which can be determined from a proposed set of screening simulations, are replaced first. The proposed strategy was tested and applied to a buck, current-mode switching regulator, and the results show that simulation overhead is least for linear analogue functions (e.g. op-amps) and worst for high-speed nonlinear circuits (e.g. signal generators). Nonlinear and bi-stable analogue blocks such as bandgap references take more time to simulate than op-amps and less than low frequency digital functions such as power-on-reset, which in turn are less intensive than ramp and pulse generators.
Introduction
A set of top-level transient simulations is usually necessary to verify the functionality of mixed-signal integrated circuits (ICs) just before fabrication. For highest fault coverage, all transistor-level simulations should be performed. Unfortunately, the simulation time for a complex system using all transistor-level models is many times prohibitively long, each simulation taking hours to days to complete. A switching DC-DC regulator constitutes one such mixed-signal example, with complex analogue and high power switching digital circuits embedded onto a single substrate. The resulting simulation scenario demands the simulator to simultaneously resolve a vast number of equations at each step of a transient simulation run, which typically exceeds 1000 switching cycles for start-up alone and incurs in the order of several hours to days of CPU time. As a result, considering the competitive time-to-market nature of the semiconductor industry, most designers concentrate their efforts on exhaustive, transistor-level, sub-block designs and opt for simple top-level simulations using a combination of transistor-based and behavioural models to partially verify interblock connectivity and basic system functionality. That is to say, designers sacrifice top-level verification for time-to-market, which is not ideal and sometimes costly. Forfeiting better top-level simulations may mask interface and parasitic problems like inadvertent supply-to-ground resistive links, which translate to leakage currents. This problem is exacerbated with the growing demand for higher integration of system-on-chip solutions. Sacrificing verification is difficult to justify when high yields are necessary to compete and turn a profit, which is why the need for quicker transistor-based top-level simulations is paramount.
The approach of state-of-the-art simulations for mixedsignal systems is to develop better behavioural models and partitioning circuits to analogue and digital functional blocks [1 -9] . The models, unfortunately, lack the electrical details of parasitic junction diodes and diffusion resistors present in silicon-based electronics, the effects of which are seen during top-level system operation (e.g. leakage currents, unexpected loading events, oscillations, etc.). Literature on simulating specific types of circuits, like DC -DC switching converters [10 -15] , also focus on developing simplifying models, which are extremely useful in the system design phase, but relatively ineffective in the verification phase, where transistor-based models are necessary to identify parasitic electrical faults in the system. This paper proposes a top-level transient simulation strategy for mixed-signal circuits to minimise the verification time, or equivalently, maximise the fault coverage by using as much transistor-level models as possible in top-level simulations, while meeting verification-time deadlines. The proposed solution is to identify and delay replacement of transistor-based models of computationally extensive circuits, detecting most of the errors first, through relatively quick simulations.
because they convert variable voltages into stable, predictable and suitable supplies without incurring significant power losses, and therefore increasing the battery life and requiring less heat sinks and board real estate [16, 17] . The circuit accomplishes this by periodically storing magnetic energy into an inductor and later relinquishing it almost losslessly to the load and relevant output capacitor. The energy charge and transfer cycles of the scheme not only force the circuit to conduct high currents but also to switch periodically. This switching is complicated by the fact that the duty cycle must be regulated by a feedback control loop to ensure the output voltage is reliable and controlled. Fig. 1 illustrates the schematic of a typical pulse-width modulated (PWM) current-mode buck (step-down) switching DC -DC converter. The power train, which is comprised of high-and low-side power switches M H and M L , inductor L and capacitor C, is responsible for storing and transferring energy from input supply V in to load I L . Error amplifier (EA), comparator (CMP), signal generator, bandgap reference voltage, driver and dead-time control (DTC) and current-sensing blocks constitute the analogue control loop responsible for regulating the output voltage to a stable and predictable value [16, 17] . In practice, power-on-reset, start-up, protection and mode-changing circuits are also included for safety, reliability and performance.
By alternately switching high-and low-side power devices M H and M L on and off, V ph is switched from input supply V in to ground, the average of which is reflected at the output as a result of the LC filter properties. Output voltage V o is therefore the average of V ph , which is in turn a function of how often high-side switch M H is on; in other words, its duty-cycle D and
Modulating duty-cycle D to regulate V o is accomplished by comparing V o and the reference via the amplifier, consequently, generating slow-moving control signal EA out , which ultimately sets duty-cycle D when compared against the inductor current. Resistors R a , R b , and R c and capacitor C z comprise the off-chip loop-compensating filter. The driver and DTC circuit is used to rapidly turn on and off large power transistors, while simultaneously avoiding momentary shoot-through events (i.e. high-and low-side switching shorts) [16, 17] . As can be appreciated, the analogue and switching complexities of this system are vast, when considering every sub-block is designed with numerous transistors, each of which introduce several nodes, parasitic elements and nonlinear semiconductor current -voltage relationships.
Macro-models
Accurate yet simple behavioural and functional models are not only important and useful in the system definition and design phases of mixed-signal circuits but also in the proposed top-level verification strategy. These macro-models are typically implemented with a combination of high-level hardware description languages (e.g. VerilogA) [18 -20] and ideal electrical SPICE components (e.g. independent and dependent voltage and current sources) [18, 21] under a Cadence platform, the same platform used for IC design, transistor-level simulations and physical layout, which is built to seamlessly interface behavioural-based macromodel and Spice-level signals via Spectre, a built-in Cadence simulator. For the same reason, sharing the platform is also important for seamless macro-to-transistor level transitions. To take full advantage of this, the top-level symbol of the macro-model should be designed to mimic that of the transistor-level block to minimise interconnectivity changes and maintain the integrity of the top-level schematic. Additionally, macro-models should be comprehensive, having all input-output signals and enable -disable pins, to ensure the full system connectivity is truly tested.
The macro-models predict the DC (power efficiency and load and line regulation performance) and transient response of the switching regulator almost as accurately as all the transistor-level models. However, they do not verify other IC-related specifications like leakage, quiescent and transient supply currents, all of which are sensitive to various parasitic effects present in the system, like inter-block loading and short-circuit events, which is the inspiration behind the use of transistor-based models for the verification process in the first place. Below is a description of the models used in this work, which were verified and validated against their all transistor-level counterpart with functional and parametric Cadence-environment simulations.
Power train:
In the case of a step-down DC -DC converter, as shown in Fig. 1 , the power train consists of high-and low-side power switches M H and M L (and related parasitic devices), inductor L and capacitor C, and for higher accuracy, the equivalent series resistances (ESRs) of the power inductor and output capacitor. As it turns out, many important supply specification parameters, such as power efficiency, load and line regulation, output voltage ripple and transient load -dump response, are strongly dependent on these components and how they perform. Luckily, this section is only comprised of six devices and approximately eight nodes (including ESRs), and is therefore responsible for only a small fraction of the total simulation time. As a result, given the critical nature of the block and its low overall impact on simulation time, the circuit is not macro-modelled but used as is, in its all transistor-level configuration. Fig. 2 illustrates the macro-model used for both amplifiers and CMPs, which captures key specification parameters like gain, bandwidth and input and output common-mode ranges. Voltage buffer 'buf' decouples and isolates the input impedance section comprised of R in and C in from the input common-mode limiting section, and R lim limits the current into the circuit. This buffer can take the form of an ideal voltage-controlled voltage source, or programmed as a Verilog-AMS component. Ideal Spice diodes D 1 through D 8 are used to clamp the input and output signals to within specified limits (e.g. between V ss þ V 2 and V dd 2 V 1 and V ss þ V 4 and V dd 2 V 3 ) and internal nodes within the supply rails to prevent internal capacitors from charging and discharging to unrealistic values (e.g. +1000 V), which would unnecessarily delay the circuit (this last feature is not included in conventional macro-models [21] but included here for accuracy). The amplifier gain and bandwidth are set by g m R 1 and 1/R 1 C 1 , respectively, and the output pole by r o and the circuit's loading capacitance, which is external to the macro-model. In many cases, the amplifier's output is pinned out of the chip and its loading capacitor is often not well-defined so it is best to consider worst-case values and specify r o accordingly. When used as a CMP, the delay time (t d ) is determined by time-constant R 1 C 1 and C 1 is therefore defined to satisfy the following expression [21] 
EA and CMP:
2.2.3 Digital components: RS-latch, power-on-reset and driver and DTC circuits are among some of the key digital circuits used in a switching regulator. The power-on-reset block, a good portion of which amounts to a start-up state machine, is usually the most complicated section, consisting of several flip-flops and gates, whereas driver and DTC circuits consist of inverters, gates and delay elements. Verilog-AMS within the Cadence IC design environment is used to macro-model these circuits [19 -21] . As an example, Fig. 3 shows the code used to implement the driver and DTC circuit, where dead-time is defined with an absolute delay function and drive capabilities with riseand fall-time delays (t r and t f ).
Bias and signal generators:
The reference block, which consists of a bandgap reference circuit loaded with a buffer-resistor ladder combination to generate various bias voltages and currents, is modelled with independent DC voltage and current sources and impedance defining resistances, conforming to Norton-and Thevenin-equivalent circuits. The signal generator block, which synthesises various ramp, pulse and clocking signals, is modelled with independent, time-defined Spice voltage sources, such as PWL and the like. Some Verilog-AMS blocks are added to model additional features such as enable/disable functions. For example, the voltage reference operates only when enabled by the power-on-reset block, and it returns an OK signal to the power-on-reset block when working within acceptable limits (i.e. when fully operational). All these signals are interfaced within the behavioural models and through the Cadence environment. The intent of the macro-modelled blocks is to verify system functionality (i.e. architecture), identify how key block-level performance parameters affect the system and ascertain permissible ranges for them. The macro-models only emulate those parameters that are fundamental and vital to a particular function, such as gain, bandwidth, and so on for an amplifier, and can predict the effects of these parameters on the system accurately. The effects of circuit details not included in the model will not necessarily appear in macro-model simulations, which is why all transistor-level simulations are necessary before tape-out. Increasing the accuracy of the model, however, improves its ability to predict performance and system sensitivities, but with diminishing benefits and ease, the balance of which is ultimately decided by the designer based on experience.
3
Top-level verification flow
Design flow
Design flow typically starts after a market or research segment and application have been identified and defined, establishing specifications for a target system. A suitable top-level system architecture is then designed and simulated using simple behaviourally based macro-models. The sensitivity of the system to a spread of values, and the stability of the system under various L-C combinations is of particular importance, is best verified and characterised at this stage, with an all macro-model simulation, during which specifications for each macro-model (i.e. sub-block) are ascertained. This part of the process constitutes the system design phase, illustrated in Fig. 4 . At this point, transistor-level design, simulation and verification of each sub-block against its specific target specifications are performed, both nominally and over process corners and temperature extremes. Since the simulations are relatively short, given the relatively low number of transistors used and the computing power of state-of-the-art computers, quasi-exhaustive verification is often achieved. Finally, before having the design fabricated (i.e. before tape-out), all the sub-blocks are interconnected and simulated together, which constitutes the transistor-based, top-level system. Verification is by nature an iterative process, however, whereby each problem found requires another simulation to ensure a proper fix is in place, and because of the complexity of a large system, minor errors can cost days, increasing design time and time-to-market.
Proposed top-level simulation plan
The proposed strategy is to use the all behaviourally based macro-model simulation used in the system-design phase and selectively replace each sub-block, one at a time, with its appropriate transistor-level circuit in the final verification phase, as shown in Fig. 5 , gradually transitioning from an all macro-model to a full transistor-level simulation. The sub-blocks that are first substituted must be the least timeconsuming circuits to simulate, consequently, fully debugging and verifying connectivity and the system performance parameters associated with that specific sub-block. Substituting the next least time-consuming sub-block, and keeping the first one in place, accomplishes similar goals for the new block. The process continues until all of the blocks are fully replaced with their circuit-level models. A set of screening simulations are therefore developed to determine the optimal replacement order. The expected value of the simulation time of the proposed strategy, excluding the optional screening simulations, which are non-recurring in nature, is the summation of the various intermediate simulations
where m k is the average number of iterations a circuit is simulated at each given step and t sim-k is the simulation time of the kth verification step in the top-level verification phase. The two extreme steps correspond to the all behaviourally based macro-model and the all transistor-level simulations with 0 and N for k, respectively. The expected value for the simulation time of the conventional approach (i.e. a single, all transistor-based top-level simulation) is, on the other hand
where L is the average number of iterations at which the top-level circuit is simulated and t sim-N is the simulation time of a single, all transistor-level run. The basic goal of the proposed strategy is for the expected value of the simulation time to be equal to or shorter than the conventional approach, considering that iterations are necessary to identify problems and verify solutions. The premise here is that the number of iterations of the most time-consuming all-transistor circuit with the proposed strategy is low enough and its overall fault coverage large enough to merit its use m N , L
Most errors, especially the ones due to connectivity, are typically found early in quick simulations since t simÀ0 , t simÀ1 , Á Á Á , t simÀN , effectively decreasing the number of iterations required to simulate each subsequent step in the process (i.e. m 0 . m 1 . Á Á Á . m N ), the net result of which is a reduction in the iterations required to simulate the costly all-transistor circuit (Fig. 6) .
In practice, each sub-block in a system affects full transistor-level simulations differently and only a selected few tend to be mostly responsible for prolonged computational times [18] . Therefore verification time is minimised if less computationally intensive blocks are replaced earlier in the proposed process. Thus, the optimal replacement strategy is one where each subsequent mixed-signal simulation time t sim-i is the shortest possible out of all possible choices (Fig. 7) .
Determining the optimal replacement order from a set of screening simulations
The time it takes to finish a transient simulation is the summation of times each discrete step in the simulation incurs to 
where N Steps is the total number of steps in the simulation, which is controlled by the simulator to achieve a certain level of accuracy [22] . The computation time of each time step is mostly dominated by the time required to solve the matrix of equations for which the Newton -Raphson (NR) method is used until the solution satisfies the given timestep and NR tolerances
where N Iteration is the number of iterations required to solve the NR matrix, t NR is the time required to solve each matrix iteration and N Time-Adj is the number of time-step adjustments used to satisfy step tolerance for each time step. Average simulation time t sim is therefore
where 1 þ N Time-adj )N Iteration is the average number of loop iterations at each step. The t NR is almost constant for a given topology and proportional to the number of circuit nodes cubed (i.e. nodes 3 ) [22] , which explains why complex circuits have long simulation times. N Iteration depends on the linearity of the models, and the convergence of the NR method. N Steps and N Time-Adj depend on frequency of operation of the circuits. As a result, a less complex circuit can be computationally more intensive if its transistor-level models superimpose a significant increase in N Steps . Although predictions can be made about the effects of various blocks on simulation time, generally it is not possible to determine how the transistor-level model of each block slows down the simulation just by investigating netlist data (i.e. number of equations and nodes).
To determine the optimal replacement order, a screening set of simulations is proposed. The idea is to perform a set of mostly macro-level model simulations where only one macro-model at a time is replaced with its respective transistor-level model (N simulations for N blocks) . Consequently, the top-level blocks can be ranked and therefore replaced in the subsequent set of screening simulations according to their respective simulation times. Although screening simulations add overhead, they are only performed here to study the nature of the problem and project general conclusions, which are to be drawn later. Consequently, these screening simulations are not an essential part of the proposed verification process for ICs but simply the means through which an optimal replacement order is extracted for a general class of circuits.
4
Numerical case-study results
To evaluate the proposed strategy, a case study of a representative mixed-signal environment such as a current-mode, PWM buck (step-down) DC -DC converter ( Fig. 1 ) is analysed within the context of simulation time. The goal is to determine an optimal replacement sequence from a set of screening simulations. Evaluating the resulting replacement order will shed insight into the computational needs of the various components comprising the mixed-signal environment, especially switching regulators, most of which have similar functional units (i.e. EA, CMPs, bandgap reference, drivers and DTC, power train, and power-on-reset and related start-up control electronics). To decouple convergence issues for the purpose of the foregoing study, convergence problems were avoided by carefully synthesising macro-models to define all possible states (i.e. all outputs were defined for all possible input conditions). Convergence problems with transistor-level simulations, on the other hand, are often sensitive to the simulator's transient tolerance setting, and to use a consistent testing environment, all simulations were performed with the transient tolerance setting for which the all-transistor top-level simulation converged. The 0.5 mm CMOS switching regulator circuit shown in Fig. 1 was designed to convert a lithium-ion (Li-ion) battery voltage (2.7 -4.2 V) to a constant 1.5 V output voltage with +3% accuracy, source up to 1 A of load current at a switching frequency of 1 MHz, and soft-start within 0.5 ms. The pertinent functional blocks of this design are the output power stage, signal generator, driver and DTC circuit, EA, CMP, voltage reference, and power-on-reset block. The power stage consisted of a 3.9 mH inductor, 47 mF output capacitor, and PMOS and NMOS power switches with typical turn-on resistances of 65 and 27 mV, respectively. A summary of the parameter values for the prototype current-mode controller shown in Fig. 1 is listed in Table 1 .
The complete design process (i.e. system and block-level design and top-level verification) was executed within a Cadence platform, an industry standard that integrates macro-and transistor-based circuits with their physical layout representation and verifies their schematic-tophysical mappings via simulations, layout against schematic and design-rule checking tools. To best qualify and verify the functionality and response of the supply circuit to various loads, a 1.5 ms transient benchmark simulation was Fig. 6 Predicted simulation time and probability of finding errors at a given simulation step of the proposed strategy defined that included various load current transitions. With this simulation, which is performed at each step of the proposed simulation process (i.e. from the all macro-based to the all transistor-based simulation), start-up time, soft-start performance, steady-state operation, output voltage ripple, load regulation and transient response to load variations are all tested.
After the design was completely finished, simulations were repeated to ascertain and record simulation times and transient points of each mixed-level simulation step using Spectre simulator on an Ultra 10 Sun computer with moderate and trapezoidal tolerance and integration settings, respectively. First, an all macro-model simulation of the system was performed, with the exception of the power stage for which no behavioural model was used, as discussed earlier in the text, because of its critical role in determining accuracy, load and line regulation, and dynamic response performance and relative low impact on simulation time (it only consists of six electrical components and ten nodes). Then, screening simulations where only one macro-model at a time was replaced with its transistorbased equivalent in all macro-model simulation were performed (i.e. six simulations for six blocks), and their simulation time and performance characteristics were recorded. The results of the screening simulations, which are tabulated in Fig. 8 , showed that the EA incurred the least computational overhead on simulation time, followed by the CMP, bandgap reference, power-on-reset, driver and wave generator circuits.
Next, the results of the screening simulations were verified against various mixed-level simulations. For instance, the screening results showed that the driver incurs more computation time than the power-on-reset block, and if this is indeed true, it follows that the driver incurs more time whether or not the EA, CMP, and reference are replaced with their transistor-level models. Consequently, each of the remaining macro-models was replaced with their transistor-level equivalents, one at a time, and their simulation performance recorded and compared. This process was repeated for every subsequent step in the replacement sequence, resulting in a total of 22 simulations, one for all macro-models, six for the screening process, five to verify the replacement order results of the next five circuit blocks (screening process for a subset of the blocks), four to verify the results of the next four blocks, and so on, the outcome of which is also summarised in Table 1 . The results of all mixed-level simulations, from five-to twoblock screening process, confirmed the consistency of the replacement order found with the first set of screening simulations, verifying the sequence to be in fact the optimal simulation arrangement. Fig. 9 illustrates the switching behaviour and regulating performance of the all macro-and all transistor-based prototype DC -DC current-mode converter during and past start-up conditions (first 1.5 ms), when the output is exposed to 0 -1 A, 5 kHz, 50% duty-cycled load dumps. These simulating conditions reveal start-up, switching and transient response as well as steady-state behaviour and proneness to instabilities, all of which are critical metrics of the design. The purpose of this complex simulation set-up is to show how well the 15 min all macro-model simulation resembles the 8 h all transistor-based counterpart, indicating the ability of the macro-model simulation to predict and detect possible issues in relatively short time spans. The slight 'bump' more prevalently seen at the beginning of the macro-based simulation is also present in the all transistor counterpart, but to a lesser degree. The reason for this difference is the slew-rate limited operation of the all transistor EA circuit when operated at its lowest input common-mode range, a parameter that was not included in its macro-model, which explains why the output is unable to rise as quickly in the all transistor case.
The results of the case study presented showed that the transistor-level models of the signal generator and driver circuits account for approximately 60% of the total simulation time because of their high frequency spike and glitch content, and this was in spite of the relative simplicity of the driver block, which has less transistors, nodes and working equations than the reference and power-on-reset functions. The transistor-level models of the analogue building blocks (i.e. EA, CMP, and reference) were only responsible for 11% of the total simulation time. Generally, linear analogue blocks incur the least overhead, followed by nonlinear analogue blocks like CMPs and bi-stable bandgap references, low frequency digital functions like power-on-reset, and finally, high speed driver and signal generator circuits. Within these broad categories, computation time of course increases with the number of working nodes, that is to say, with the number of transistors and therefore number of equations.
According to the results of the case study, if the proposed strategy is used for top-level simulations, the screening simulation takes 460 min and following iterations of the mixed-level simulations incur 29, 54, 119, and 301 min, respectively, compared to the 499 min required by the all transistor-based simulation. Consequently, if no errors were to be found, the proposed sequence (mixed-level simulations and an all transistor-level simulation) incurs 1017 min of simulation time, which is equivalent to approximately two all transistor-level simulations, yet at least six top-level simulations would be tested. Moreover, if a set of screening simulations were to be included, which is not a requirement, given the results of the study, the proposed sequence (screening simulation set, mixed-level simulations and an all transistor-level simulation) incurs 1462 min of Table 1 : Design parameters and simulated specifications for the prototype current-mode buck converter shown in Fig. 1 Design parameter/specification Value In practice, the benefits of the strategy are even more pronounced. Given, the complexity of the system, errors occur that invariably necessitate iterations, and iterations in the proposed scheme incur the least time (15 min for the first level, 29 min for the second, and so on). In fact, most top-level errors are the result of incorrect inter-block connections, which can be detected and corrected at the first level of the proposed sequence, when simulations take up about 15 min. As the replacement sequence advances, the design is cleared of these errors, leaving only a few all transistor-based top-level simulations to perform to detect IC-related issues like leakage, quiescent and transient supply currents. The proposed replacement sequence is therefore potentially capable of detecting many errors in the same time frame the traditional, all transistor-based simulation would have taken to detect less than a few. In the case of an extremely complex system, where all transistor-level top-level simulations are computationally prohibitive (e.g. simulation time of a few weeks because of convergence problems and such), the screening simulation suite can be used to capture top-level connectivity errors, in addition to determining the convergence culprit of the all-transistor top-level simulation. Isolating the convergence issue allows the designer to verify the rest of the system by simply replacing the problem circuit with its macro-model circuit.
The results of the case study generally apply to DC -DC converter circuits, given the similarity of the functional units. What is more, because of the qualitative nature of the blocks, the results can be further extrapolated to mixedsignal environments. More specifically, highly linear and analogue blocks incur the least computational effort, whereas high frequency nonlinear blocks incur the most. Bandgap references are nonlinear analogue blocks because they are bi-stable in nature (i.e. they require start-up circuits to ensure they work in the correct state) and are therefore more computational intensive than op-amps and even CMPs. Start-up and low frequency digital blocks, which simply ascertain a state, require less time than high frequency digital circuits, which in turn require less time than more complex digital circuits (with feedback) like clock and ramp generators. Depending on how these characteristics apply to a given class of mixedsignal circuits, screening simulations may or may not be eliminated.
Conclusions
Increasing fault coverage and decreasing simulation time of top-level simulations are conflicting requirements. To mitigate this adverse relationship, a series of mixed-level simulations have been proposed and verified, whereby each block of an all macro-model simulation is replaced with its equivalent transistor-level circuit, one at a time, with the least time-consuming blocks first. To determine the optimal replacement sequence, screening simulations were performed where an all macro-model setup was modified by replacing only one of its macro-models with its respective transistor-level model, one at a time. To verify this within the context of a mixed-signal environment, a switching buck regulator case was tested and evaluated, from which an optimal replacement order was determined. The results show the analogue linear blocks are the least timeconsuming, accounting for 11% of the total simulation time, and driver and signal generator circuits are the most time-consuming, accounting for approximately 60% of the time. These results can be extended to all DC -DC converter circuits because of the similarities of the functional blocks, and even some mixed-signal environments because of the nature of the effects -linear analogue blocks incur less time than high frequency digital blocks with feedback. In the end, in the time that only three all transistor-based simulations are performed, more than 11 top-level simulations can be analysed with the proposed strategy, which significantly increases the fault coverage in the same time. The benefits are even more pronounced when errors in the circuit exist, which the proposed strategy will more likely catch earlier in the sequence and therefore incur less overall time to resolve. The proposed strategy also highlights how macro-model based simulations can be used to verify system functionality (i.e. architecture), identify how key block-level performance parameters affect the system and ascertain permissible ranges for them, all before any transistor-level design is attempted. Ascertaining these target specifications in this fashion is a useful means of mitigating risk and accelerating the entire design cycle, which is why more details on this, although not presented here for brevity, merit time and scrutiny.
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